IMDEA Networks Institute Publications Repository

Brief Announcement: Oh-RAM! One and a Half Round Read/Write Atomic Memory

Hadjistasi, Theophanis and Nicolaou, Nicolas and Schwarzmann, Alexander A. (2016) Brief Announcement: Oh-RAM! One and a Half Round Read/Write Atomic Memory. In: The 35th Annual ACM Symposium on Principles of Distributed Computing (ACM PODC 2016), 25-29 July 2016, Chicago, Illinois, USA.

[img] PDF ( Brief Announcement: Oh-RAM! One and a Half Round Read/Write Atomic Memory) - Accepted Version
Download (232Kb)


Emulating atomic read/write shared objects in a message-passing system is a fundamental problem in distributed computing. Considering that network communication is the most expensive resource, efficiency is measured first of all in terms of the communication needed to implement read and write operations. It is well known that two communication round-trip phases involving in total four message exchanges are sufficient to implemented atomic operations. In this work we present a comprehensive treatment of the question of when and how it is possible to implement atomic memory where read and write operations complete in three message exchanges, i.e., we aim for One and half Round Atomic Memory, hence the name Oh-RAM! We present algorithms that allow operations to complete in three communication exchanges without imposing any constraints on the number of readers and writers. We present an implementation for the single-writer/multiple-reader (SWMR) setting, where reads complete in three communication exchanges and writes complete in two exchanges. Then we pose the question of whether it is possible to implement multiple-writer/multiple-reader (MWMR) memory where operations complete in at most three communication exchanges. We answer this question in the negative by showing that an atomic memory implementation is impossible if both read and write operations take three communication exchanges, even when assuming two writers, two readers, and a single replica server failure. Motivated by this impossibility result, we provide a MWMR atomic memory implementation where reads involve three and writes involve four communication exchanges. In light of our impossibility result these algorithms are optimal in terms of the number of communication exchanges.

Item Type: Conference or Workshop Papers (Other)
Depositing User: Nicolas Nicolaou
Date Deposited: 22 Jun 2016 11:03
Last Modified: 30 Apr 2018 14:26

Actions (login required)

View Item View Item